sttil/Signal
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

state: 2026-06-26 update — AIOS map designed (Pi), readiness core shipped (CC) [Pi]

Browse source
This commit is contained in:
Kisa 2026-06-27 07:45:24 -04:00
parent 206bf718bd
commit 4517b0b89f
1 changed files with 9 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

13
context/current-state.md
View file

@ -2,12 +2,16 @@ v:1
# current-state # current-state
ACTIVE: 2026-06-25 was a non-Signal session. labABLE CRUSH brief + verified, 3-model-cross-checked research staged for Kisa to send; Perplexity MCP fixed (BASE_URL path bug); OpenRouter `ask` multi-model CLI wired (~/scripts/ask.py); Pi briefed to design the STTIL AIOS map (Projects/pi-aios-design-brief-2026-06-25.md, write the full file in sections). Signal readiness-model build is unchanged and remains the top Signal priority (dedup LOCKED, see NEXT). ACTIVE: 2026-06-26 Pi session. STTIL AIOS architecture map DESIGNED and WRITTEN (STTIL-Vault/Projects/STTIL-AIOS-architecture-map.md, 338 lines, 10 sections). Claude SHIPPED readiness-model core engines (dedup + verdict) — additive only, not yet wired. Pi's AIOS map confirms Layers 1-3 are solid; readiness model is unblocked. See NEXT for remaining build steps.
NEXT (in order): (1) Claude: build the readiness model — dedup decision is LOCKED (docs/dedup-design-2026-06-24.md). Build sequence: rename coverage->readiness -> extract rules to addressable config (IDs) -> patient/line/shipment grouping + required-vs-input verdict -> device-keyed override + recompute + rollup -> require-plan-type + client value-mapping + remove guesser/default -> frontend nesting + "plan type needed" state. (2) Pi: design the STTIL AIOS architecture map from Projects/pi-aios-design-brief-2026-06-25.md (write the full file). (3) Kisa: send the labABLE CRUSH brief + schedule the follow-up call. (4) Claude: create signal-convex repo (GitHub via `gh`, Forgejo needs Kisa's token) + build Phase 1 of the Convex-Signal spike from Pi's design (docs/convex-signal-spike-design-2026-06-24.md). (5) Claude: research-versioning Layer-1 + add signal/docs/ to its scope (Audit Finding 5). NEXT (in order): (1) Kisa: send the labABLE CRUSH brief + schedule follow-up call (staged at ~/Documents/labABLE/). (2) Claude: continue readiness-model build — rules-to-addressable-config (citation IDs), patient rollup, device-keyed override + recompute + rollup, require-plan-type enforcement + remove name-guesser/default in LIVE path. (3) Pi: design frontend nesting + "plan type needed" UX label mapping (Claude flagged this as a Pi task in readiness.py). (4) Claude: create signal-convex repo + build Phase 1 of Convex-Signal spike. (5) Claude: research-versioning Layer-1 + add signal/docs/ to scope.
[AIOS build status] The map is written. Highest-impact build is the readiness model, NOT AIOS enhancements. AIOS Phase 1 items (reasoning frameworks, Playground, /board skill) are <5 hours total and optional until Signal has customer momentum.
## Decisions (last 8) ## Decisions (last 8)
- 2026-06-26 [Pi]: STTIL AIOS architecture map DESIGNED and WRITTEN to STTIL-Vault/Projects/STTIL-AIOS-architecture-map.md (338 lines, 10 sections). 6-layer architecture with per-layer Have/Partial/Gap status, build sequence in 3 phases, and comparison to coach's framework. Kisa is ahead of coach's L2 AIOS in memory breadth, multi-model research, and cross-session state protocol. Highest-impact build remains the Signal readiness model.
- 2026-06-26 [CC]: Readiness-model core engines SHIPPED — dedup.py (250 lines, 30 tests) + readiness.py (286 lines, 27 tests). All 57 tests green. Dedup key = (patient_id, device_type, DOS). Verdict engine kills the false green (required+absent blocks green, plan unknown = Plan Type Needed). Additive only, not yet wired into live pipeline. Remaining: rules-to-config, patient rollup, device override, plan-type enforcement, frontend nesting.
- 2026-06-25 [CC]: labABLE call done (CRUSH/audit-readiness angle). CRUSH brief + verified, 3-model-cross-checked research (Opus agents, Sonnet 4.6, Perplexity Sonar) staged for Kisa to send (Projects/labABLE-CRUSH-brief-2026-06-25.md). Perplexity MCP fixed (BASE_URL=/chat/completions). OpenRouter `ask` multi-model CLI wired. Pi briefed to design the STTIL AIOS map. Display corruption diagnosed as macOS 26.0.1 GPU issue (fix = update to 26.5.1). - 2026-06-25 [CC]: labABLE call done (CRUSH/audit-readiness angle). CRUSH brief + verified, 3-model-cross-checked research (Opus agents, Sonnet 4.6, Perplexity Sonar) staged for Kisa to send (Projects/labABLE-CRUSH-brief-2026-06-25.md). Perplexity MCP fixed (BASE_URL=/chat/completions). OpenRouter `ask` multi-model CLI wired. Pi briefed to design the STTIL AIOS map. Display corruption diagnosed as macOS 26.0.1 GPU issue (fix = update to 26.5.1).
- 2026-06-24 [Pi/Kisa]: Dedup decision LOCKED — key = (patient_id, device_type, date_of_service). Order_number is display-only, never in dedup key. Scales to all DMEPOS categories. Dedup design (tiebreakers, quantity merge guard, test cases) at docs/dedup-design-2026-06-24.md. Readiness-model build is UNBLOCKED. - 2026-06-24 [Pi/Kisa]: Dedup decision LOCKED — key = (patient_id, device_type, date_of_service). Order_number is display-only, never in dedup key. Scales to all DMEPOS categories. Dedup design (tiebreakers, quantity merge guard, test cases) at docs/dedup-design-2026-06-24.md. Readiness-model build is UNBLOCKED.
- 2026-06-24 [Pi]: Convex-Signal spike full design persisted to docs/convex-signal-spike-design-2026-06-24.md. Module map with 6 swappable seams (auth, data, readiness, storage, automations, notifications), Repository interface for backend portability, Convex schema (8 tables), Convex-first auth (Clerk swappable), phased 40h/5-day plan. Claude builds Phase 1. - 2026-06-24 [Pi]: Convex-Signal spike full design persisted to docs/convex-signal-spike-design-2026-06-24.md. Module map with 6 swappable seams (auth, data, readiness, storage, automations, notifications), Repository interface for backend portability, Convex schema (8 tables), Convex-first auth (Clerk swappable), phased 40h/5-day plan. Claude builds Phase 1.
@ -23,7 +27,8 @@ NEXT (in order): (1) Claude: build the readiness model — dedup decision is LOC
- DATA-PLATFORM DECISION (2026-06-24): NocoDB leads broke (no-PK, corrupted source). Options: repaired-NocoDB / Supabase / Neon / AWS / Convex. Leads = non-PHI. Informed by the Convex spike. Interim: capture works; 2 test rows un-deletable. - DATA-PLATFORM DECISION (2026-06-24): NocoDB leads broke (no-PK, corrupted source). Options: repaired-NocoDB / Supabase / Neon / AWS / Convex. Leads = non-PHI. Informed by the Convex spike. Interim: capture works; 2 test rows un-deletable.
- READINESS MODEL BUILD: UNBLOCKED. Dedup decision locked (docs/dedup-design-2026-06-24.md). Ready for Claude to build (top Signal priority). - READINESS MODEL BUILD: UNBLOCKED. Dedup decision locked (docs/dedup-design-2026-06-24.md). Ready for Claude to build (top Signal priority).
- labABLE: call DONE 2026-06-25 (CRUSH/audit-readiness). Kisa to send the staged CRUSH brief (Projects/labABLE-CRUSH-brief-2026-06-25.md) + schedule the follow-up call. Internal-only prep at Projects/labABLE-next-call-prep-INTERNAL-2026-06-25.md. - labABLE: call DONE 2026-06-25 (CRUSH/audit-readiness). Kisa to send the staged CRUSH brief (Projects/labABLE-CRUSH-brief-2026-06-25.md) + schedule the follow-up call. Internal-only prep at Projects/labABLE-next-call-prep-INTERNAL-2026-06-25.md.
- Pi: design the STTIL AIOS architecture map (brief: Projects/pi-aios-design-brief-2026-06-25.md). Pi has been truncating — brief says write the file in sections/append, not a chat summary. - Pi: design the STTIL AIOS architecture map — DONE (STTIL-Vault/Projects/STTIL-AIOS-architecture-map.md, 338 lines, file written in full). Pi-side frontend nesting + "plan type needed" UX design flagged by Claude as next Pi task.
- READINESS MODEL BUILD: core engines shipped (dedup + verdict, 57 tests). Remaining: rules-to-config citation IDs, patient rollup, device override, plan-type enforcement, frontend nesting. Not yet wired into live pipeline — additive-only.
## Stack ## Stack
@ -40,4 +45,4 @@ NEXT (in order): (1) Claude: build the readiness model — dedup decision is LOC
State protocol: read = `git pull --rebase` then read this file (warn if Updated > 24h old); write = edit ACTIVE/NEXT, append one author-stamped decision, then commit + push. Full protocol in the `state-sync` skill. Detailed ship-status (what shipped / didn't / why) = docs/ship-status-ledger.md. TriLane = searchable archive, not live state. State protocol: read = `git pull --rebase` then read this file (warn if Updated > 24h old); write = edit ACTIVE/NEXT, append one author-stamped decision, then commit + push. Full protocol in the `state-sync` skill. Detailed ship-status (what shipped / didn't / why) = docs/ship-status-ledger.md. TriLane = searchable archive, not live state.
## Updated: 2026-06-25 (CC: non-Signal session wrap. labABLE CRUSH brief + 3-model-cross-checked research staged to send; Perplexity MCP fixed; OpenRouter ask CLI wired; Pi briefed for the STTIL AIOS map; display corruption = macOS 26.0.1 (fix 26.5.1). Signal readiness build unchanged.) ## Updated: 2026-06-26 (Pi: STTIL AIOS architecture map designed + written to file. CC: readiness-model core engines shipped (dedup + verdict, 57 tests green, additive not wired). State updated to reflect both milestones.)